An Instruction Scheduler for Dynamic ALU Cascading Adoption
نویسندگان
چکیده
منابع مشابه
An Optimal Instruction Scheduler for Superscalar Processor
Performance in superscalar processing strongly depends on the compiler’s ability to generate codes that can be executed by hardware in an optimal or near optimal order. Generating optimal code is an NP-complete problem. However, there is a need for highly optimized code, such as in superscalar or real-time systems. In this paper, an instruction scheduling scheme for optimizing a program trace i...
متن کاملForwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading
Much research focuses on many-core processors, which possess a vast number of cores. Their area, energy consumption, and performance have a tendency to be proportional to the number of cores. It is better to utilize in-order (IO) execution for better area/energy efficiency. However, expanding two-way IO to three-way IO offers very little improvement, since data dependency limits the effectivene...
متن کاملThe TriMedia Instruction Scheduler
Instruction scheduling is a crucial phase in a compiler for very long instruction word (VLIW) processors. This paper describes the instruction scheduler of the second generation compiler for the TriMedia VLIW mediaprocessor family as well as related compiler issues to increase the size of a scheduling unit. The paper discusses the guarded decision tree scheduling unit, how guarded decision tree...
متن کاملParallel Object Instruction Scheduler
We describe an approach to parallel compilation that seeks to harness the vast amount of ne-grain parallelism that is exposed through partial evaluation of numerically-intensive scientiic programs. We have constructed a compiler for the Supercomputer Toolkit parallel processor that uses partial evaluation to break down data abstractions and program structure, producing huge basic blocks that co...
متن کاملIntegrating Splitting Transformations into an ILP Instruction Scheduler
Instruction scheduling is an essential technique in a compiler that generates high quality code. This paper, presents an integer linear programming (ILP) based approach to local instruction scheduling for multiple-issue processors with arbitrary latencies and non-identical functional units. Then the ILP model is extended to use splitting transformations. Such transformations replace single oper...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Online Transactions
سال: 2009
ISSN: 1882-6660
DOI: 10.2197/ipsjtrans.2.122